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ABSTRACT
A study has been conducted of the application of the step transform subarray,
processing technique to synthetic aperture radar (SAR). The subarray technique
permits the application of efficient digital transform computational techniques
such as the fast Fourier transform (FFT) to be applied while offering an
effective tool for range migration compensation. Range migration compensation
is applied at the subarray level and with tie subarray size based on worst
case range migration conditions, a minimum control system is achieved.
A baseline processor was designed for a four-look SAR system covering
approximately a 4096 by 4096 SAR sample field every 2.5 seconds. Implementation
of the baseline system was projected using advanced low power technologies
including 64K RAMs and CMOS/SOS arithmetic elements. A 20 km swath (one fifth
of 100 km total) is implemented with approximately 1000 circuits having a
power dissipation of from 70 to 195 watts.
The baseline batch stop transform processor is compared to a continuous strip
processor, and va;-iations of the baseline are developed for a wide range of SAR
parameters.
NEW TECHNOLOGY
No new technology developments were identified during the course of the study.
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1.0 INTRODUCTION
The formation of mapping images with a satellite borne synthetic aperture radar
(SAR) presents challenging signal processing problems. Current processors are
located on the ground and process the raw, unprocessed data transmitted from the
spacecraft (S/C) in non-real time. That is, images can be formed from only a.
small portion of the total radar returns. A need, therefore, exists for a SAR
signal processor which can operate on the radar data in "real" time and thus
provide imagery from the total swath scanned by the radar. In addition, the
wide bandwidth, unprocessed signal places great demands on the communication
link. Typical SAR processors use multiple looks at an image field to reduce
speckle effects and thus improve image quality. This multiple look processing
reduces the required bandwidth of the processed SAR data by a factor equal to
the number of looks integrated. If the multiple-look processing could be done
on board the S/C, a si,mila!r reduction would be realized in the communication
link requirements.
This report summarizes the results of a broad feasibility study of the application
of step transform subarray techniques to azimuth processing of SAR data
acquired by earth satellites. The study has comprised two major parts, 1) the
conceptual design of a processor meeting the requirements of baseline SAR system
parameters; and 2) the adaptations of the baseline design required by variations
in radar parameters. The baseline system parameters and variations were provided
by JPL.
The material presented follows the sequence: general requirements (2.1), general
analysis of step transform algorithm for SAR applications (2.2), development of
baseline SAR processing parameters and implementation (2.3), and the effect of
variations in SAR .parameters (2.4). Conclusions and recommendations for future
SAR processor development have. been provided.
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2.0 TECHNICAL DISCUSSION
2.1 SAR PROCESSOR SPECIFICATIONS
The baseiine SAR processor hat been designed to meet the functional require-
ments associated with the SAR system characterized by the parameters listed
in Table 1. An objective of the baseline design is to achieve an architecture
which enables a variety of SAR system requirements to be met by the same
basic functional elements which would be individually programmed for each
case. The types of radar parameter variations which have been considered
are given in Tables 2 and 4.
Required performance levels for the processor are given in Table 3.
The baseline processor design has been configured with the ultimate goal of
on-board processing. Thus the implementation has emphasized low power, weight,
and size as required. No parts have been employed in the baseline design
which can be ruled out for an earth satellite environment.
Specific interface definitions include the following:
• Input SAR Data:	 Range Compressed
Digital, Sampled Data
Quantization, 6 Bits I and 6 Bits Q
• Output SAR Image Data:
	
Magnitude Squared
Quantization Level, 3 Bits
a Input Control Parameters:	 PRF
S/C 3-Space Coordinates
Antenna Look Angle
Doppler Center Frequency
Chirp Rate
(Nominal values can be inferred from Table 1
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TABLE 1.	 SAR SYSTEM PARAMETERS
PARAMETER NOMINAL VALUE
S/C Altitude 800 km
S/C Speed 7.5 km/sec
S/C Orbit Semimajor Axis 7168.3 km
Orbit Eccentricity 0.001
Argument of Perigee
	 -
900
Orbit Inclination 108°
Earth Equator Radius 6378.4 km
Earth Polar Radius 6356.9 km
Dynamic Range, Point Target 50 dB
Dynamic Range, Distributed Target 20 dB
Roll + 0.5°
Antenna	 Pitch + 0.50
Yaw + 0.5°
Look Angle 20°
Transmitter Frequency L-Band (1275 MHz)
PRF 1645 Hz
Swath Width 100 km
Antenna Width 2.16 m
Antenna Length 10.5 m
Range Pulsewidth 33.8 Microseconds
Range Bandwidth 19 MHz
Total Integration Time 2.5 Sec
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TABLE 2. PROCESSOR REQU'I REMENTS FOR VARIOUS MISSIONS
:P
SWATH AZIMUTH RANGE TRANSMITTER INCIDENCE SIDELOOKING
RESOLUTION W DTH LOOKS :LOOKS FREQ. BANDS ANGLE ANGLE
1 1 0 m 1@ km l i LX 250 901,
50 m 100 km 8 1 L 650 900
50'm 50 km 8 2 L 250 45°
501 1n 50 km 8 2 L 250 90°
75 m 185 km 4 1 C 25° 9O°
200 m* U@ km 32 1 L 49'° 90°
* SA Altitude - 315 km
NOTE: L-Band is 1275 MHz
C-Band is 5280 MHz
TABLE 3. SAR PROCESSOR PERFORMANCE REQUIREMFNTS
Resolution (3 dB) (Both Range and Azimuth)
	 < 25 meter
Number of Looks in Range	 1
Plumber of Looks in Azimuth	 4
Signal to Noise Ratio Within 3 dB Mainlobe 	 12 dB
TABLE 4. PREFERRED RANGES OF DESIGN PARAMETERS
PARAMETER
	
INTERVAL OF INTEREST
Resolution, Range and Azimuth
	
10 m to 200 m
Swath Width
	
10 km to 400 km
Number of Range Looks
	 1 to 4
Number of Azimuth Looks
	 1 to 64
Transmitter Frequency Bands	 L, S, C, X, K, V
Dynamic Range of Target Response	 25 d6 to 100 dS
Incidence Angle	 15" to 55°
5 i del ook Angle	 45° to 135°
S/C Altitude	 275 km to 1200 km
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2.2 STEP TRANSFORM SOBARRAY PROCESSING ALGORITHM
x.2.1 Background
A key technical problem in processing of SAR data for imagery is range migration
during the radar imaging time. Range migration will occur both within and between
separate "Kooks" at an image field. Correction for range migration effects can
be accomplished to a very high degree of precision by treating each received
radar sample effectively independently in the synthesis of the desired image.
However, this approach also requires a maximum number of implementation functions
and a large control signal field. A signal processor under development at JPL(1,2)
provides an efficient approach to implementing a totally programmable SAR image
processor. It provides a highly modular implementation and minimizes the range
migration control field by matching it to the actual migration. By employing
very large scale integrated (VLSI) circ-.Jt techniques (one circuit per beam)
the disadvantage of the need for N-squared operations to form an N element image
line is alleviated. The system being developed uses CCD technology in the
implementation of the VLSI circuit.
Another approach to range migiration compensation is to break the synthetic array
samples into segments, or subarrays, which are matched to the range migration.
This approach has been called the step transform by RCA and was origin-ally
applied to linear FM radar waveform processing as a means of minimizing the size
of a programmable digital matched filter.
A description of the step transform algorithm as applied to linear FM pulse
compression and SAR is give-P, in the following paragraphs.
2.2.2 Step Transform Algorithm For Linear FM-
 Pulse. Compression
The step transform algorithm provides an efficient method to perform pulse
6
compression of linear FM type waveforms. This algorithm can reduce the hardware
requirements by up to 50% of conventional FFT approaches.
A block diagram of the linear FM step transform matched filter is shown in Figure 1.
A short duration reference is mixed with the incoming signal and the output is
fed to a Fast Fourier Transform (FFT) processor the time aperture of which is
equal to the duration of the reference waveform but is less than the total
waveform length. The output of the FFT is stored in a memory adequate in size
to hold the full waveform. The samples are reordered and then passed to a.
second short aperture FFT the output of which represents the pulse compression
of a linear FM signal. High speed FFT processing can be obtained using pipeline
processing techniques and high—speed digital logic to provide a continuous pulse
compressed output.
FFT COEFFICI ENT
STORAGE OVER
A NUMBER OF
TIME APERTURES
SHORT
APERTURE
FFT
REOR•OEREO
OUTPUT
MATCHED
FILTER
OUTPUT
FOR EACHCOHERENT RANGE 8 iCOMBINATION
OF COE!FFI CI ENTS
USING FFT
BASESANO
I X i PUT CONVERSION
AID
REFERENCE
RAMP
FIGURE 1. STEP TRANSFORM LINEAR FM MATCHED FILTER
The concept of the step transform can be understood by first referring to Figure 2.
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This figure shows a time-frequency plot of a linear FM signal received at an
arbitrary time, o, relative to a fixed reference linear FM. Mixing these two
waveforms results in a CW signal the frequency of which is proportional to o and
which exists over the period of time that the signals overlap. As a increases,
the amount of overlap decreases, resulting in an output energy loss, a decrease
in resolution, and an increase in collapsing loss.
Tt-ME
a	 T
To
FIGURE 2. CORRELATION OF LINEAR FM SIGNAL AND REFERENCE
These losses can be reduced by using additional reference signals which are
spaced closely together, as in Figure 3. Each reference covers only a small
8
z
ti
region of inerement,al range delay and is mixed with the signal to produce output
frequencies proportional to the time displacement of the references and the
signal. During any increment of time that two references overlap the outputs
of the mixers are identical with the exception that they are displaced in
frequency.
4
SIGNALS COVERED BY REFERENCE 3
FIGURE 3. CORRELATION OF LINEAR FM SIGNAL WITH MULTIPLE
REFERENCES TO MINIMIZE ENERGY LOSS
The multiple references can be replaced by a single sa.wtooth reference (shown
in Figure 4) with no loss in information. When the sawtooth frequency reference
is mixed with the linear FM signal, a step frequency function results (Figu-re 5).
A short aperture FFT is used to measure the frequency of each step. This spectrums
analysis starts at the beginning of the short reference ramp and stops at its
9
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FIGURE 4. REDUCTION OF REDUNDANT CORRELATIONS
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FIGURE 5. REPEATED SPECTRUM ANALYSIS OF SHORT TIME APERTURES
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end. The resolution of the spectrum analyzer corresponds to the reciprocal of
the time duration of the short ramp. The corresponding resolution is less than
that of one range bin for a mixed linear FM signal. However, full resolution
can be' achieved by coherently combining successive spectrum analysis outputs
over the waveform duration.
2.2.3 Step Transform Algorithm Appl ied To Syntheti c Aperture Radar
In performing the azimuth processing for a focused synthetic aperture system,
the range (or phase) pattern of pulse returns are matched to that which an
azimuth element would follow due to the motion of the radar vehicle. The more
pulses which are combined or the larger the length of the synthetic array, the
higher the azimuth resolution.
The step transform process can be considered as a subarray approach to SAR
processors, as shown in Figure 6. Each wide beam subairray can be focused toward
the same azimuth element; the subarrays then can be combined to obtain the high
angular resolution corresponding to that of the full aperture. In performing
this operation, it is also necessary to overlap subarrays to avoid the grating
lobes that would result if the subarrays were end to end.
w^►+IRAru... V
FIGURE 6. SUBARRAiY SYNTHETIC APERTURE PROCESSING
,p
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As the full aperture is moved in space, each subarray changes its relative
position in the aperture and a different beam position is required for combining
with the other subarrays.
Since all subarray beam positions are used as it moves through the aperture,
these beam positions can be computed as soon'as the subarray data have been
accumulated.
Figure 6 shows how the subarray beam positions are selected to cover a common
azimuth coarse resolution element. Beam positions from subarrays 1, 2, 3, and 4
are shown overlappiing at the same coarse azimuth bin. Each subarray requires a
different beam position. If the new data are being obtained by subarray #3, its
bottom beam position would be used while the other beam positions for subarray #3
are stored until needed. After a beam position has been used for each -subarray,
that beam position is not used again; therefore, it is not necessary to continue
to store that data.
Figure 6 also shows the combining of the four subarrays to resolve the coarse
resolution element to a number of high resolution elements. The above process
then can be repeated, shifting the subarrays, to obtain the next set of contiguous
high resolution elements.
Platform motion and range migration can be compensated for using the subarray
approach by incorporating a range correction when combining the subarray outputs.
This procedure is shown in Figure 7. As new subarrays are added and each subarray
moves along the full aperture distance, the correction factor for the suba,rray is
modified to match the actual flight geometry.
A synthetic aperture processing procedure using subarrays can be summarized as
follows-
12
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FIGURE 7. PLATFORM MOTION COMPENSATION
1. Focus data over short subarray time.
2. Store subarray data over large array length.
3. Combine subarray outputs to form large array.
4. Compute new subarray data entering large aperture.
5. Drop old subarray data leaving large aperture.
The implementation of the process is identical in principle to the range pulse
compression except that pulse-to-pulse samples of the same range bin are applied
for the azimuth processing.
2.2.4 Matlemat ca:i. Analysis of Step Transform_SA'R Processor
A revised analysis of the step transform process has been conducted for this study.
A- previous analysis (3) was modeled after the linear FM pulse compression case and
did not provide a closed form expression for the output function.
13
}Input Signal
The input to the coherent SAR processor from a point target consists of samples
2
of a linear FM signal of the form Ae ja (t+to ) . The purpose of processing is
to measure the amplitude A and the offset to.
Let 1/T be the prf. Then the samples are:
Aeja(n+no )2 , n	 0, 1, ..., N-1	 (1)
where a = a'T 2 , no = to/T, and N is the number of samples in the array.
For the purposes of the SA'R analysis, it is assumed that range migration compensation
has been inserted. The means of handling range migration are included in Section 2.3.1.
Processing By FFT
Using a straight-forward FFT approach, the input sequence is first mixed with
2
a reference {e-Jan 1n=0'
Aeia(n+no).2 a-jan2 = AeJano2 ej2anon
(2)
2
The signals are shown in Figure 8. I.n (2), the first factor 
eJana 
does not
depend on n and has constant magnitude. Let { X k I N-1 be the OFT of the
signal {e,12anonIN-1	 The amplitude of { X k ) follows the envelope {Sin anpN/
anQN
Si n(ano-w .k/N)I, and has a peak around k=k * where k*
	
Specifically,
*	 anoN
k -^<	 t k +ir^
It can be seen from (3) that n o
 is measured within an accuracy of +2aN (see
Figure 9).
Processing By Usin g Subarra ys (_Step Transform
For subarray processing, the signal of (1) is first mixed with M references,
each of duirat ,en K and separated by L, as il
}
l
\
ustrated in Figure 10. The mth
Mafer^nnra (n r m - M .) 4n h.....,t... r-- ja-(n-mL) 2 7 ...1 - - - -1 i v _ 7	 Tk^
(3)
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FIGURE 8. ARRAY PROCESSING WITH CONTINUOUS REFERENCE
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2
FIGURE 0. REPRESENTATION OF CONTINUOUS REFERENCE OUTPUT
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FIGURE 10. SUBARRAY PROCESSING PARAMETERS
result of this mixing is:
Aej2an'no ej2an'mL ejam2L 2 ejano2 ej2an 0 Lm	 (4)
where n'	 n - mL, 0 < n' < K - 1. The factor e jam 2L2 is a known quantity and
can be corrected for each of the m subarrays. The factor ejano2 is constant
for all m and n' with magnitude 1. The factor ej2an'mL can be taken care of by mixing c
a shift at the output of the first FFT. The important factors are the first,
ej2an'n o.; and the last, e^2an0Lm
Two FFT's are taken, the first is a K point FFT with n' as variable and m fixed,
the second is an M point FFT with m as variable, but after a phase factor has
been introduced.
Consider the K point signal {Aej2an0 n' ej2an0Lm T. 1 l O . Its DFT is
{A Y ej2anoLmlK-1^ where {Y } K-1 is the K-point DFT of {ej2anon' }. Thenk	 k-0
	 k k=0
J Y k1 = I5in (an oK)/Sin (an.-Irk/K)I. The set (Yd peaks around k = k* where
16
an K
k*	 IT	 Or more precisely:
an,K
n	 ^1 < lZk
	
(5)
From (5), it is seen that n o can be measured within an accuracy of aK, which,
as expected, is considerably coarser than the accuracy of 
aN 
in an N point FFT.
Suppose we now take an M point DFT of {AYk e Ran 0LmIM-1 for each k. The factor
which responds to this DFT is ej2an0
 . Let this DFT be (lip )p_O . Then {Up}
* aLn M
peaks at p = p	 --°	 and the accuracy with which n o
 can be measured is 7/aLM,
which is ,r/a(N-K+L) and is very close to 7T/aN.
The results of the two stage FFT is a two dimensional array {AY kU p 1, 0 < k < K - 1,
0 < p < M-1. The value of AY k UP
 corresponds to the frequency K k + ^M p. The
main pea;k is at k =k and p = p* , i.e., at frequency 
K^ 
k* +M p* . However,
the terms 
AYk*+1 
Up* give rise to undesirable far grating lobes.
To suppress these grating lobes, we examine again the two dimensional array
(A Yk ei2anoLm), 0 < k < K-1, 0 < m < M-1. For each k, if it is indeed the
k*
 given by (5), then no : rk/aK, and 2an 0Lm : 27Lkm/K. So we take the M=point
FFT of:
{AYk ei2anoLm e-,j2nLkm/K }M-1 = {AYk ei2aLm(no-Irk/aK)}M-70
	
(6)
Let the DFT be {AY k
 V	 }M_ i , where {V	 } is the DFT of {ed2aLm{no-,rk/aK)}M-1p,k p-0
	 p,k
	
m-0'
*
Suppose k-k which is given by (5). It is easy to show that:
V	 *1 = I. 5i.n,r ^LNi/K	 (7)p , k	 Si .n [^ Lt/K	 O/M .l
The set {Vp,k*IM-1 has a peak at p=p* where.,
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*L	 = p. _+T,
K	 M	 ICI < i
Thus,
V * *	 Sin [ *fn I	 _ Sin nn
I p ,k I	 I Sin ;rn/M	 I	 I Sin un M I	 p is an integer	 (9)
It is approximately M for large M. This corresponds to the main lobe.
*
Let us now calculate V	 for k = k ± 1 to see the effect of the phase factor
e
-j 21rLkm/K on the far grating lobes. From (5), we see that V p,k }l*	 is given
by (7) with c replaced by c^+ I . Thus ,
IVp,k*+7I	 I S in [^ML^
/K 
- 
p/M :F L/
 ] 
I	 (10)
Since ICI < ,, L < ", the denominator of (9) can be appreciably larger than
that of (7) depending on the choice of L, K, and M, while the numerators are
about the same as that of (7). Specifically,
I V	 i= 
I 
S i n .(7.n. :P nLM/ K.)	 I	 (l 1}
p* '
k* ± 1	 Sin (1r TI/M + irL/K)
It is easily seen that IV p* "k* + l I « IVp* ,k*I. Thus the undesirable Feaks at
the ilmmediate neighbor has been reduced. In general,
V* * I = I Sin 	 n7rn. -	 LM/ K.
	
P ,k +q	 Sin ,rn/M	 7rgL/K I
Because of aliasing, we need to examine IVp,k *tl I for all p, not only for p=p*.
However, the overlapping of apertures of the first set of D FT's enables us to
discard some of the V p,k I s as illustrated in Figure 1l.
Figure 11(a) shows the general problem posed by aliasing. Each K point OFT has
the sin x/x response indicated and each filter processed in the second M-point
(8)
(12)
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OVERLAP = 33%
FILTER SPACING = L
FIGURE 11. EFFECT OF OVERLAP UN ALIASING IN SECOND FFT RESPONSE
DFT produces M samples of high resolution within the filter response. However,
aliased terms produced by sampling the spectrum at a rate proportional to l/K
fold back into the desired filter band from multiples of the sampling frequency.
If the sampling frequency is increased to 1/L (Figure 11(b)) the aliasing terms
are reduced, but it is necessary to provide weighting to reduce them to acceptable
levels. The combination of weighting factor, desired sidelobe level and sampling
rate (overlap) can be balanced for a particular performance level.
Figure 12 shows the two dimensional frequency plane. The neighboring points along
the first DFT direction, indexed by k,have a frequency separation of n/aK.
The neighboring points along the second DFT direction, indexed by p, has a
frequency separation of 7r/aLM. The frequency range covered by the M DFT
coefficients along p is M - ^/aLM = w/aL which is wider than n/aK. Thus we
need only to retain 
K	
M of these points, the others can be ignored.
The magnitude at the (p,k) point is IY k Vp,k ' where,
IY k i = I Sin [ ir (k*
- k+- [K] I	 (13)
and
V -	
Sin fn[n- KM (k*,k)]1	
(14)
p,k	 Sin {'r(M - K (k *_k) _ Maa}
We note that IY k I ; K when k =k* and JV p,k I : M when k =k* and P=p*, as expected.
From the previous discussion, it is clear we need to be concerned only with
Ip-p*I < 2K as indicated in Figure 13.
Since the overlap is equivalent to over-sampling, the grati.ng  lobe due to aliasing
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FIGURE 12. TWO DIMENSIONAL FREQUENCY PLANE
FIGURE 13. REGION OF INTEREST FOR OUTPUT POINTS
21
K N	 L. •	 M M L.1 K P
@ E•4	 3 19 4 2
-<-,113 -0.129 -0. 1,95 - 0. 442
ray c' 0 0 a-.y 4 Li E 1 r}
33 1E) 10 91 el
-21, -21 -21 -2:? -24 -Rn
7 10 Ili -174 -] 7 ail 7 1 _74 
-19 -15 -13 - 12 -I1 -'10
•	
5 J 6 6 $ .1 0
- 12 '-112 16 7 5 y
0 0 0 0 0 0
ETA
0,,0
0. 71'2 04220 0.11.4
0 0 0
-14 l'
7 7)
-,--_, 7 .S 9 -51
-10 -10 -11.
1.4 5 12'i
7q 2 2
0 0 0
can be expected to be more noticeable when L is large. However, it is not
obvious for what parameter values, the undesirable grating lobes will creep
in to the range Ip-p*1 < LM. Values of Y V 	 for some typical values have been2K	 k ^,k
computed.
Examples of the computed values are given in Tables 5a and 5b. The computer
program permits selection of any system parameters and it can be used to search
all sidelobes for problem areas for any set of processor parameters.
TABLE 5a. SAMPLE UNWEIGHTED RESPONSE CASE NO. 1
•_ 64 5	 .12 4 1 0,50
-0.074 -0.0@2	 -0.113 --0.238 0. 9•a6 0,162
 O t 0?:7
10 7 6 6 c 6 7 lei 1•_
0 D -5-1 0 0 r 0 ;
7 ry'7 10 y I 15' -2 -J ^ -7?
0 0 0 r 0 0 0 i)
""tf
-iW 8 -2- -3 3 -51P7 5 7 2 0, 1-c` 7Z8 w„t
0 0 0 0 0 - 0 0 0 16 1 
- 1 61 21 13 10 3 E3 ' 0 IS0 0 0 0 0 77 ID 0
10 7 6 6 6 6 7 1 {1 ^.:;
0.077	 (), 074
TABLE 5b. SAMPLE DNWEIGHTED RESPONSE CASE NO. 2
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2.2.5 Summary of Step Transform Processing Factors
The important factors which have to be considered in order to minimize sidelobe
level are: (see Figures 14 and 15)
1. Input spectral aliasing.
2. Sidelobes of the spectral coefficients (short apertur-7).
3. Time sample aliasing of first FFT coefficients.
4. Quadratic phase change from step to step.
5. Straddling lass due to time sampling.
6. Second FFT sidelbes.
7. Amplitude variations due to coefficient amplitude versus frequency
characteristic iin both the first and second FF'Ts.
The first item above involves the time sampling of the range compressed input
baseband signal. Since the sampling is complex this should be at least equal
to the bandwidth of the signal. Since there is no perfect band limiting filter,
a guard band is necessary to avoid spectral foldover losses. Sampling rates of
the order of 1.1 to 1.5 times Nyquist will provide low sampling losses due to
allasing (depending upon the bandlimiting filter characteristics). The output
of the first spectrum analyzer will include the full coverage of the spectrum
up to the sampling frequency. Those coefficients outside the bandwidth of the
signal can be dropped before going into the storage memory.
A very important factor which must be included in order to minimize the system
sidelobe levels is that time weighting must be applied across the aperture of
the first FFT. If time weighting were not applied each Fourier coefficient would
have a sin x/x sidelobe response which would result in unacceptable sidelobes for
most radar signal processing. Weighting will increase the main frequency lobe
width for each coefficient, and lower the sidelobes according to the weigh-ting
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FIGURE 15. PRACTICAL IMPLEMENTATION OF STEP TRANSFORM MATCHED FILTER (CONTINUED)
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function used..
The second FFT receives sequential samples derived from adjacent subarrays of
the first FFT. The sampling rate from the first FFT output must be sufficient
to prevent aliasing i n  the second FFT. To increase the sampling rate out of
the first FFT it is necessary to overlap the subarray apertures. Since the
wei-ghting function across the subarrays widens the bandwidth covered by each
spectral coefficient there is a large amount of overlap in frequency. Not all
frequencies covered by a coefficient from the first FFT are extracted from that
coefficient. Therefore ., some time sampling aliasing can be tolerated provided
it does not cause aliased signals to fall in the frequency region where the fine
resolution frequencies are to be extracted. The useful region for a low
resolution coefficient is equal to the frequency difference between coefficients
or the reciprocal of the aperture of the first FFT.
Another factor which must be applied is a quadratic phase correction to the input
of the second FFT to remove the effect of simultaneously stepping in time aind
frequency. The mathematical analysis of the previous section has shown why this
factor exists and the deterministic  correction required.
The output sampling rate of the matched filter should be higher than that of
Nyquist sampling to minimize the effects of straddling loss. The sampling rate
can be increased without changing the clock rate since the Fourier coefficients
of the first FFT which represent the "guard band" and have been discarded can be
replaced by "zeros" In the second FFT. This will increase the output sampling
rate without changing the output waveform shape or bandwidth.
Close-!,n si ,delobes which result from the second FFT operation can be reduced by
amplitude weighting on the input to that FFT, This will reduce the sidelobes
according to the weighting function selected.
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Since the data is being continuously fed into the step transform process, the
overlapped subarray computation can be performed as a running process. Similarly,
the output fine resolution can be computed as soon as a full aperture of
subarrays have been computed. This is also done as a running process where new
subarray data is added while the old data is dropped. The second FFT weighting
function is time shifted corresponding to the beginning of the overlapped
subarray data. This will provide a stepped sliding aperture weighting which
will minimize sidelobe effects of large point scatterers.
2.3 BASELINE PROCESSOR DESIGN STUDY RESULTS
2.3.1 Baseline SAR System Design
2.3.1.1 System Parameter Definition - The baseline SAR azimuth processing system
requirements are represented diagrammatically in Figure 16. As the satellite
maps an image fia_ld,four separate looks are generated for each image sample.
Each look consists of 1024 azimuth samples which cover a 100 km range swath.
Four looks require a total of 4096 azimuth samples. One fourth of the total
of 1024 (or 256) azimuth elements complete the four-look integration during a
nook. Thus the basic word data rate from the input to the output of the processor
is reduced by a factor of four.
The basic requirer nt of the SAR azimuth processor is to process the 1024 azimuth
samples which represent 1024 spatial element samples of a synthetic array into an
equal number of azimuth angle elements (beams) for each range element in the 100 km
swath. The process is complicated by the fact that during the four-look interval,
a particular image element will walk, or migrate, in range as indicated i,; Figure
17. The range migration is such that the maximum migration during the four looks
is 128 range elements and about one fourth of this total during a single look.
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The range migration has been assumed to be identical for each range in a given
azimuth beam although variation can be accommodated in the implementation to be
discussed later.
Key processing parameters for the baseline SAR system are given in Table 6.
The objective of the subarray approach is to subdivide the SAR processing in a
runner which permi ts
 range migration compensation to be applied on a subarray
resolution basis rather than for each individual azimuth and range sample.
This will also minimize any signal to noise loss and smearing that results during
the subarray integration.
— hcN^
FIGURE 16. BASELINE SAR SYSTEM PARAMETERS
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TABLE 6. BASELINE SAR PROCESSING PARAMETERS
SWATH WIDTH: 100 km	 RANGE SAMPLES: 1152
RESOLUTION: 25 m	 RANGE MIGRATION: 128 RANGE
PRF: 1645 Hz	 ELEMENTS
NUMBER OF LOOKS: 4 	 (4 LOOKS)
AZIMUTH SAMPLES PER LOOK: 1020 	 INPUT QUANTIZATION: 6 BITS
I AND Q
The maximum subarray size is determined by the range walk, which is acceptable
during a subarray integration time. The general equation for range walk is,
OR	 IT R(t)	 dt
0
For RO < 353 meters/sec (based on 1 1 roll, pitch and yaw) and R
59.4 meters/second2 (relative motion of earth to satellite),
Assuming that an allowable range walk of one half a resolution cell provides
acceptable system performance, the time limit to keep the range migration within
one half of a radial range resolution cell of 8.34 meters is .0083 seconds. This
gives a maximum of 14 pulses per subarray. In addition the equation can be used to
determine the range migration across four looks (2.5 seconds) of 128 range elements
and across the worst case look (0.63 seconds) of 3.6 range elements.
Fourteen azimuth samples per subarray is small for efficient application of the
step transform subarray process. In order to increase the maximum subarray size
a linear range walk correction can be applied prior to subarray processing. The
average range rate is 427 meters per second. If this is applied ini-1 ally the
maximum remaining differential range rate is 75 meters/second. The maximum
subarray integration time is then .056 seconds or 92 pulses to keep the range
walk within one half of a range resolution element.
Another factor of concern is the rotational range walk between subarrays illustrated
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which can also provide some smearing of the range resolution cells and effect both
signal to noise output and ultimate angular resolution.
The rotational range walk effects are shown in Figure I8. For a radar antenna
beamwidth of 1.28 degrees the single look rotation angle is 0.32 degrees.
For a rotational range walk of less than ± 0.5 range cells (8.34 meters)
the corresponding subarray resolution must be no greater than 8.34/sin
(.32°) = 1494 meters. Therefore, the minimum subarray size (for this maximum
resolution) is,
25 x 1020 = 17 samples1494
The number of subarrays selected for the baseline SAR processor is 64 which gives
16 subarrays in the 1024 azimuth sample aperture. However, in order to avoid
spectral aliasing it is necessary to overlap subarrays in the step transform
process. The minimum number of subarrays per aperture is then about 36 for -40 d3
pattern sidelobes.
One final problem is multilook registration shown in Figure 19. In order to
place the multiple look grids in registration it is necessary to range
interpolate each subarray beam. The grids are lined up in azimuth by frequency
shifting each range bi.n prior to the final subarray combination. For a 64
pulse subarray the maximum registration error within a subarray is then 0.41
range elements. A separate frequency must be applied for each look to correct
for multilook bias errors.
If
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2.3.1.2 Performance Level of Baseline System - Since the step transform subarray
processor adjusts for range walk effects from subarray to subarray, there are
residual range walk effects at the edges of the subarray beams which are not
compensated. These uncompensated range walk effects are shown in Figure 20.
Although the average range rate is subtracted by the analog to digital converter
timing, each azimuth element will move according to its velocity relative to the
antenna during the subarray integration time. There is little range walk
variation in subarray beams perpendicular to the line of flight. However, subarray
beam positr ons near the edge of the real antenna beam will have the largest range
walk. Additional uncompensated range walk effects occur due to misregistration
rotation of the images in each subarray output when they are combined with the
other subarrays. The worst misregistration effects also occur at the edges of the
real antenna beam.
The effect of the uncompensated range walk when performing azimuth focusing
integration is to "smear" the range resolution cell. This results in reduced
range resolution in the range direction and loss of signal to noise ratio. The
effect on the output azimuth elements will be some changes in sidelobe structure,
limited azimuth smearing and some bias displacement. The extreme effect, of course,
is when the image element has moved completely out of the range resolution cell
and no further azimuth integration can be accomplished.
The uncompensated range rate during the subarray is defined as the actual range
rate minus the average range rate or:`
Uncoic^.;., -^^ated Range Rate = R /
	
Tmax
2.
The rotational range walk between subarrays can be determined by:
Rotational Range Walk = 2 sin 9
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where L is the azimuth sub-beam ground width and 9 is the antenna beamwidth.
The effect of range walk on smearing the range resolution cell can be calculated
by approximating a single pulse range cell as a Gaussian function normalized to
unity and displacing its mean by the range walk.
Then,
Radar Return Pulse = Ae-0.347(x-Rw)2
where Rw equals range walk (normalized to unity range resolution cell) which equals
rotational range walk plus differential range walk.
For the baseline system, integrated range resolution equals:
K=4.0.962	 64	 64	 2
E	
Ae"0.347(x- ^vK )
 = E	 E	
Ae-0.347(x
-Rr(n}=RD(K))
K= l	 h=1 K=1
where,
Rr.(.n) = 18.29 sin 9n
9n = (n-1)(.02) - .63
RD(K)	 64 (.0108n - .3526)
Performing the summation for both the baseline system and a maximum specification
system where RD = 0.5 and R  = 0.5 range 	 results in the following
increases in range resolution cell size and Boss in signal to noise ratio.
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INCREASE IN RANGE
RESOLUTION CELL
LOSS-IN
SIGNAL/NOISE
BASELINE SYSTEM .02 0.15 dB
MAX. SPEC. SYSTEM .06 0.56 dB
(R 	 0.5,	 Rr	 0.5}
Figure 21 shows a plot of the integrated range cell for the baseline system
as compared to the single return Gaussian pulse.
Figure 22 shows the same thing for the maximum specification system.
These results show that the range smearing cell size is negligible when the
maximum range walk deviation is kept to less than half a range cell.
It is expected that similar results will be obtained in the azimuth resolution
effects although these simulations were not performed as part of this study
effort.
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2.3.2 Imol ermentati on _of. Baseline, System
2.3.2.1 Baseline SAR Processor Design - A general . block diagram of the baseline
processor is shown in Figure 23. A linear range walk correction is applied at the
A/D converter. The corner turning memory changes the order of the data from range
to azimuth samples. After subarray bean formation range walk correction is applied.
Multilook rotation correction is incorporated in the subarray combination function.
The multiple looks are integrated and stored in an output memory.
Details of the implementation of the step transform processor shown in Figure
24 apply the general step transform processor architecture to the specific
system requirements of the baseline SAR system. Range compressed data is
received by the azimuth processor and assuring the range compression is done at
an IF frequency, the sample data must pass through a PRF buffer to minimize
the computational rate requirement of the processor.
The baseline implementation places the corner turning memory immediately after
the PRF buffer. A batch processor is formed with this configuration which
greatly simplifies the corner turning memory. The price paid is a loss in
efficiency of the antenna beam. The beam must illuminate about 250m more area.
This is necessary to assure that each azimuth sample employed in integrating
over four looks has received energy from all image points. An alternative
approach is to implement a continuous strip map processor which uses a minimum
antenna beamwidth. The implementation of the continuous strip map processor,
however, results in a complication of the memory systems. This is discussed in
further detail in Section 2.4.2.2.
Data is read from the corner turning memory on a range slice basis with the azimuth
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samples in natural pulse order. Subarrays are next formed in the overlap
buffer which simultaneously forms the overlapped.subaarrays and places the data
in a radix-2 (two parallel complex data channels) format for processing in the
pipeline FFT. With an overlap factor of 2.28 and an input data rate of 1.9 MHz
the output data rate to the FFT is 2.2 MHz.
The linear FM phase function is deramped prior to entry to the FFT and the result
for a given range element is a set of 36 CW segments each of 64 samples in length
and overlapped by 36 samples. The spectrum of these segments is then received by
the coarse range migration memory where the data is stored in a range -beam format.
Each suba,rray has 64 beam positions and conversely each beam has 36 subarrays.
MULTIiLOOK
RANGE
WALK
FIGURE 23. BLOCK DIAGRAM OF AZIMUTH PROCESSING FUNCTIONS
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,3
Data is read from the coarse range migration memory on a true range basis across
all 64 beams with 36 subarray samples per beam. Each constant range line thus
formed is placed in a data reordering memory of 36 x 64 = 2304 word capacity.
Four such memories are paralleled to form four adjacent range element sets.
Data is read from all four memories simultaneously to provide an interpolated
range sample. A fifth data reordering memory is required to provide continuous
operation. Data is read from the reorder memory for all beam positions along
a bean-sbuairray diagonal. Details of the data conditioning for entry to the
second FFT remain to be developed. Quadrature phase and azimuth registration
correction is applied prior to entry to the second FFT. The data at the output
of the second FFT is in the time domain and the desired output samples must be
selected and ordered to provide a natural beam ordered output.
The final outputs are integrated in the four look integrating memory as miagnitude
samples. A 1024 range cell by 255 azimuth cell image map is completed during each
look interval. The final output data rate is thus one fourth of the input rate.
2.3.2.2 Semiconductor and Memory Technology - The power dissipation of a
digital system is essentially determined by the power-delay product of the
technology employed assuming an efficient design. Several current semiconductor
technologies with liew power-delay product are compared in Figure 25. The figure
shows that current and projected CMOS/SOS* technology provides an optimum
technology choice for LSI and VLSI systems. The shaded portion of the graph
indicates the expected performance of CMOS/SOS as narrower channel lengths
are employed. Current technology uses 6 micron channels and as electron beam
Complementary metal oxide semiconductor, silicon on sapphire substrate.
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lithography techniques are perfected channel lengths to 4, 2 and 1 micron can
be expected.
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The pri-piary hardware constituent of the SAR signal processor will be memory.
Thus for ultimate low power, size and cost semiconductor memories of maximum
capacity are required. figure 26 shows the genera) trend versus time of
semitonductor memories. Based on this curve and the realities of todikys
commercial market, inditcated by the vertical line at the mid-1978 point, one
can expect to have 64°K RAM's available for an on-board SAR processor in the
mid-1980'5. This is supported by the fact that five companies (Nippon, TI,
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Fl !ujitsu, Motorola and National) have announced production plans for 64K units
for late 1978. IBM is currently using 64K RAM's in its 8100 series computers.
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FIGURE 26. MEMORY CHIP CAPACITY TRENDS
2.3.2.3 Memory Im_l_ementation - A key memory element is the corner turning
memory whose requirements are indicated in Figure 27. This memory can most
simply be implemented as a laarge, double buffer but in the particular
appli-cation the sheer size of the memory storage (14 x 10 6
 bits) negates this
approach. RCA has developed an addressing algorithm for the corner turning
memory application which permits the corner turning function to be implemented
1981
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Subarray formation is accomplished in the manner shown in Figure 29. Data at
the input rate of 1.9 MHz is fed alternately to each of three multiplexed
memory units. A new memory unit load cycle is begun every 28 input sample
periods. In loading the memories, the first 32 words are loaded into one half
and the second 32 words are loaded into the second half. Thus, when the data is
read out simultaneously on two parallel lines for radix-2 operation, a factor
of two reductions in speed in obtained. With the given parameters, the net
clock rate at the output becomes,
28 x 2 
x 1.9 MHz
	 2.2 MHz.
The total memory requirements for a 20 km swath, excluding memories within the
FFT's, is shown in Table 7. Two separate totals are developed, one of which
uses 16K memory circuits and the second for 65K memories.
The memory power dissipation can be estimated to settle anywhere from one to six
microwatts per memory bit. Current static MOS memories such as the Intel 2141L
4K x 1 RAM have an internal power down feature which can reduce the average
power dissipation up to 90 percent. The Intel circuit consumes 25 mW or 6 uW
per bit in the powered down mode. CMOS/SOS RAM's on the market cor!.Ume about
I ^iW per bit. Examples of these are two RCA 4K RAMs, the MWS 5114 and the
CDE 1825. The total bulk memory in the 20-km swath SAR baseline processor is
about 25 x 106
 bits. This projects to memory power dissipation of 25 to 150 watts
based on the 1 uW to 6 UW per bit. rule..
2.3.2.4 Ripaline FFT's - Two transform sizes have been identified for the
baseline processor, 64 and 36 points. Table 8 lists :alternative implementations
for these functions. The most efficient method in terms of hardware is to use
a serial processor consisting of a memory and arithmetic unit with a controller
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TABLE 7. MEMORY REQUIREMENTS (20 km SWATH)
DATA RAM TOTAL
THROUGH- ADDRESSING IC RE- POWER
FUNCTION PUT RATE MEMORY SIZE ALGORITHM SIZE OUIRED TECHNOLOGIES EST
PRF BUFFER IN <23M9z DOUBLE BUFFER DELAY LINE 1K X	 4 6 CMOS/SOS
OUT — 1,152 WORDS BY DOUBLE
1.9MHz 12 BITS BUFFER
CORNER TURN- 1.9MHz (1,152 X 1,020) FULL COR 16K X	 1 861 MOS DYNAMIC 300WING MEMORY 1,175,04OW N€13 TURN —
65K X
	 1 216 MOS DYNAMIC 75WX 12 BITS SINGLEUNIT
OVERLAP 2.2 MHz BUFFER STORE-- 16	 X 16 6 CMOs/SOS -
BUFFER 32 X 6 X8 DELAY TWO
CLOCKS
COARSE RANGE 2.2 MHz 41,020 X 32 X 16 REORDER- 16K X	 1 32 MOS DYNAMIC 116
MIGRATION (RADIX-2) ING ON
BEAM —
AANGE
BASIS
DATA ORDER- 2.2 MHz FIVE 36 X 64 X 16 DIAGONAL- TK X
	
8 30 NMOS 7.5
ING & INTER- IZATION OF
PO LATI ON SUBAR RAYS
OUTPUT 2.2 MHz DUAL DELAY• 16	 X 16 4 CMOs/SOS
TSELECT 16 X 20 STO RE, TWO
CLOCKS
LOOK 1.9 MHz QUAD 255 RECIRCU- T:GK X	 1 640 FMos DYNAMIC 1
65'KX	 1 160 MOS DYNAMIC 40INTEGRATORS X 1,024 X 10 LATE DATA
TOTALS (EXCLUDING CONTROLS)
	
USING 16K RAMS 1,5791C'S (500W) USING 65K RAMS m 4541C'S (150W)
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to direct the computational sequence. Pipelining generally reduces the hardware
but some algorithms such as the mixed radix and prime factor transforms which
have been identified for the 36 point requirement do not readily lend them-
selves to an efficient pipeline. Therefore,
	 the net clock rate required
of a radix-2, 32 and 64 point pipeline is one half the input sample rate the
clock rate for the non_binary transform approaches is 3 to 4 times the sample
rate.
TABLE S. TRANSFORM ALTERN'P `. w :
OFT
COMPLEX
OPERATIONS PIPE.•	 NG-	 -
CLOCKALGORITHM PER SERIAL PR OC PROCESSOR
TRANSFORM" CLOCK RATE METHOD RATE CHARACTERISTEGS
32 POINT 160 2.5 fs 5 STAGES f S12 s ON I E ARITHMETIC
RADIX--2FFT UNiIT DESIGN
i MEMORY ANO PHASE64 POINT 384 3	 €s 6 STAGES # 2 REFE RENCES VARYRADIX-2•F FT rROMSTAGE
TO STAGE
• RATE R-EDUCTION
OF TWO SY
USING RADIX—;
PROCESSING
36 POINT 28a. a	 fS 2 UNITS — 4 fS EFFECTIVELY
MIXED RAO '^ TW0 3-- RADIX-1
(3 X 3 X 4) POINT, ONE PROCESS
4—PO1NT
• PROCESSING LOAD
HEAVY FOR EACH
PIPELINE UNIT36 POINT 235
......
6.6 fS
-	 _
2 UNITS — 3.3 fS
PRIME FACTOR 9 POINT,
(4 X 9) 4 POINT MULTIPLIES IN
FFf PRIME FACTOR AR:E
REAL WEIGHTS
This points out an important function in a step transform suba-rray processor.
Maximum hardware efficiency is realized when the transform sizes are binary
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numbers. Thus, if the system parameters can be adjusted to provide this result
significant hardware savings may result. (See Section 2.4.2)
Options for implementing the 64 point FFT are shown in Table 9. If a 64-paint
FFT can be used for the second FFT, the same FFT can be used for both functions
with its clock rate increased by a factor of two. This approach was selected
for the baseline design.
TABLE 9. FFT OPTIONS
IMPLEMENTATION
CLOCK
RATE
COMPLD(
M'IILT°
COMPLD(
ADDS
6 STAGE Pi PELI NE 2.2 MHz 8 1.2
6 STAGE RAC I'X-2 15.4Mflz 2 2
1 N-PLACE
3 STAGE RADIX-4 5.5M'Hz 4 8
1 N- PLACE
6 STAGE PIPELINE 3.8MHz 8 12
SERVING BOTH
FF' S
[NCLUDil NO DERAII+1'PI NG OR PHASE MODULATION MULTI PLIES
The 64 point input FFT can be used directly if the second FFT size is 64 points
or 32 points. The number of points in the second transform is set by the over-
lap factor for the subarrays and the total length of the synthetic array. The
overlap of 36 of 64 selected for the baseline design resulted in 36 points for
the second transform. The 36 points Can be augmented with 28 zeros to obtain a
64 point sequence which can be.processed in a 64 point FFT. This results in a
net increase in the number of output picture elements (pixels) which may improve
5'0
image quality at the expense of output data rate and storage requirements.
A second alternative is to set the overlap at 32 of 64. This requires more
careful design of the weighting function across the subarray as discussed in
Secti on 2.2.2. However, i4 i th the overlap at 32 of 64 the number of points in
the second transform becomes 32 and the 64 point transform unit can be used.
In this case its size is set equal to 32 by bypassing one stage of the pipeline.
Both transforms can be multi plexed through the FFT by operating stages 2 through
6 at twice the clock rate of stage 1.
The 6 stage pipeline FFT structure is diagrammed in Figure 30. It consists of
two complex multipliers at the input for the application of phase and weighting
functions followed by six es sentially identical FFT stages. The only variation
from stage to stage is the size of the FFT memories which drop by a factor of
two in successive stages.
A special floating point archi tecture^ 4) devel oped by RCA is employed in the FFT's.
STAGE I STAGE
DELAY
8	 5W	 ..^	 STAG'E STAGE I STAGE
UDE'I:RY
STAGE 3
FFT REFERENCE FUNCTIONS
PHA5E & WEIGHTING
FUNCTIONS
FIGURE 30. 6 STAGE PIPELINE FFT FUNCTIONS
51
The general structure of the FFT arithmetic unit is shown in Figure 31. A common
exponent is used for both the I and Q words so that the complex multiply function
only employs the mantissas. In addition, the exponents are not decremented and
no effort is made to left justify words. Extensive tests at RCA have shown that
this approach operates at virtually the same accuracy level as full floating point
arithmetic of a given quan:tizatton level.
FFT SHUFFLE MEMORY	 j	 FLOATI;NG PQ NT, FFT
ARITHMETIC UNIT
FIGURE 31. FLOATING POINT RADIX-2 FFT STAGE
Implementations of the FFT stage with four technology options are compared in
Table 10. The first case is using a standard (no LSI) bipolar TTL logic
implementation. A CMOS/SOS implementation with identical logic functions
developed by RCA under contract to the Air Force Avionics Laboratory ( ' ) is
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listed next. Another bipolar implementation employing currently available TRW
8 bit multipliers is next shown and finally a CMOS/SOS version using 16 x 16
CMOS/SOS RAM memories is given. The last case was used in the baseline hardware
estimates.
TABLE 10'. RADIX-2 FFT STAGE CIRCUIT COUNTS, EXCLUDING CONTROL
FUNCTION
INIMPLEMENTATION
COM-PLD(
MULTI.PLY
SCALE
ADD/SR
MEMORY
sw TOTALS
TTL-MSiI 130 126 40 296
(9 B4 TS)
PWIP CMOs/SOS 9 13 22 44
(9 BITS)
BIPOLAR M S] ILS 1 50 100 40 190
(8 BITS)
CMOSISOS USING. 9 13 9 31
W16 RAM MEMORY
2.3-2.5 Hardware Summary
A summary of a 20 km swath baseline SAR processor hardware is given in Table 11.
In developing the table it was assumed that the circuits were packaged in leadless
carriers and mounted on ceramic hybrid modules with an average of 30 circuits
per modulie. The modul les, measuring about 4 by 6 inches wet9h 4 ounces each and
a duplicate amount of hardware weight was assumed for interconnection and
supporting nest structures for the modules.
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TABLE 71. BASELINE ON-BOARD HARDWARE SUMMARY - 20 km SWATH
FUNCTION CIRCLIITS POWER WEIGHT S-IZE
16K 1,579 50OW MAX
RAM'S
MEMORIES
-
-
65K 454 25-15OW
RAMS
ARITH PROCESSING 300 15W - -
CONTROL 200 30W - -
16K 2,079 545W MAX 15.8 kG 15, OOO,Cm3
RAMS
TOTAL `.
65K 954 70-195 W 7.2 kG 7, 500 Cm
RAMS
9
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2.4 ALTERNATIVE PROCESSOR STUDY RESULTS
2.4.1 Variations_ of_SAR.Radar Parameters. on Subarray Processing
Signal processing requirements were determined based on the various mission
requirements supplied by JPL.
Table 12 lists these results. The baseline system is listed at the bottom of
the table for comparison. The minimum and maximum subarray sizes were deter-
mined-based on a maximum differential range walk of 0.5 range cells and a
rotational range walk of ± 0.5 range cells. In all the cases, except the
10 meter, L band system, the required minimum subarray size was smaller than
the required maximum size. This means that the basic approach considered
for the baseline will apply with different processing { parameters such as
processing rate and subarray size. A baseline processor with sufficient
programmability will handle all of the cases with the one exception.
The 10 meter, L band case requires an additional pre-filtering to split the
antenna beam in half, separating the range migration effects into two pa=rts.
This enables the maximum required subarray size to be doubled. The implementation
after pre-filtering will be the same. as before. The implementation for the
10 meter, L band case is shown in Figure 32.
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ITABLE 12. SUBARRAY CONSTRAINTS FOR VIARIOUS MISSION REQUIREMENTS
ul
cri
RESO LU, TIOIN
'(1
fREII I OAND
BAND'
WIDTk
(MHz)
COINERE INT.
INT. TIME
(SEC)
NO. OF
SAMPLES/
LDlOiK
WA, L K
(CELLS)
RANGEIMINIMUM:
S UIBARRAY
PULSES)
MAXIMUM
SUBARRAY !
PULSES)
PREHILTER
REGUIRE -
KENTS
liom L 42.6 1 ,64 2698 194 11 08 59 2Ao 658 46: 6 244 -
50m :L 4.0 .59 970 49 29 360:
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5'Om :L 8.52 .33 542 50 35 1185
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FIGURE 32. BLOCK DIAGRAM OF AZIMUTH PROCESSTNG FUNCTIONS WITH 2 PRE-FILTERS
2.4.2 Variations. in Implementation of Step Transform Processing
2.4.2.1 General Programmability of Step Transform. Processor - A general objective
of the implementation of the SAR processor is that the basic do-tlgn architecture
be suitable for a wide variety of SAR applications. This would enable a given
SAR processor to be used for a variety of system tasks. In addition, it may be
desirable to scale a processor design for a particular resolution.
The same basic elements are used in the step transform SAR processor for
virtually all system configurations. As the requirements change, however, the
size, speed and control requirements of each element change. This is illustrated
in Figure 33. The FPT processors are easily programmed to vary the length of
the Fourier transform, in binary steps. For example, the PWP FFTs (reference b }
are programmable for 15, 32 and 64 points. On the other hand, while the memory
functions are identical from system to system, the programmable control technique
responding to system level inputs is desirable. Such an approach has been
developed by RCA for the corner turning memory requirement as was discussed
in Section 2.3.2.
The most complex memory control requirements occur in the rare compensation
function. The particular range compensation can be expected to vary during
operation and the control for this memory must, therefore, adapt to these changing
requirements. Because of the large storage required if discrete compensation
conditions were stored, it is most appropriate to have the memory controls
derived off-line in a microprocessor in anticipation of changing needs.
The varying SAR parameters can be expected to have general effects on the subarray
processing requirements given constant SAR image requirements.
Radar Frequency
If the ,radar antenna is fixed in size, as the antenna frequency is increased,
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one can expect that there will be less integration time (T = Ra /2vaA ) and hence
less range walk. Since the minimum PRF is independent of frequency (min PRF
V
D ) the PRF will be constant. The net result is that the processing should be
easier due to the reduction in range migration.
If the radar frequency is increased while holding the radar beamwidth fixed,
the PRF will increase in proportion to f since 9 : a/D. The integration time
will decrease but the number of pulses will be constant since N = PRF • T. The
range walk will remain constant relative to a full baamwidth and the net result
is that the processing complexity will remain constant with radar frequency.
Range and Azimuth kooks
As the number of range looks or operating frequencies are increased, the processing
requirements will increase accordingly since one complete processor is required
per range look.
As the number of azimuth looks increase, the image resolution (all other parameters
remaining constant) will decrease in proportion but the processor load will stay
approximately constant. The output data rate decreases.
Swath W.. i dt_h
The processing requirements will be virtually proportional to swath width since
the number of data points to be processed per unit time will increase in
proportion. The SAR processor can be modularized in segments of a total required
swath width.
Incidence Angie
As the incidence angle increases, the required radar bandwidth decreases and the
range coverage increases. it follows that the range migration will decrease
(R = V 2/R). The maximum subarray size will then increase, the integration time
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increases (T = 
RX ) and the minimum PRF will be constant. The proc essing load2
A
is reduced primarily from the bandwidth change. Large incidence angles could
also result in a need for multiple elevation beams.
Sidelook. Angle
As the sidelook angle changes from 90' in either direction, the range and range
rate will increase. There will be a greater need for R correction at the AID
converter.
Altitude
An increase in altitude will increase the range and require more signal in'Cegration
for a given signal-to-noise ratio.
Dynamic Range of Target Response
If the dynamic range of the target were to change from 25 dB to 100 dB as called
out in Table 4 of the specifications, and a linear response were desired, the
first effect would be on the AID converter quantization bit requirements. Each
increase in input dynamic range of 6 dB adds one bit to the A/D converter.
Naturally, the increased input word size can be expected to also increase the
word size in the processor. However, in many signal processing applications,
and this should be particularly true in image processors, a very large dynafflic
range cannot be displayed due to contrast limitation. It therefore seerns
reasonable to implement a wide dynamic range SAR image processor with floating
point arithmetic. This would have the result of maintaining a fixed accuracy
level in the processor over varying dynamic range. The size of the processor
would then remain essentially constant for all levels of dynamic range.
2.4.2.2 Multi-Look Batch Versus Continuous
- Strip Processing - The baseline	 4
processor is in essence a batch processor accepting a given window of data
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and processing it to obtain the radar image. However, the scanning SAR is
constantly in motion and unless some of the data, at the edges of the beam, is
discarded, a full quality linage will not be obtained across the image field.
Each exposed image point must be integrated over the full coherent time of
the array in order to obtain full resolution. In a batch processor, about
20 percent of the beam coverage is not integrated in the four-look case as
shown in Figure 34(a). That is; the beam coverage must be 25 percent larger
than that required for the actual integration time employed. If the data
could be processed in a sliding aperture (continuous strip) processor, this
loss in efficiency could be removed.
The integration patterns for a continuous strip multi-look SAR processor are
shown in Figure 34(b). Each output image point is formed by an independent
integration along a four look integration line. An implementation of this
process can be accomplished in a subarray processor as indicated in Figure 35.
All of the basic processing elements are employed.
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The formation of subarrays prior to corner turning and the need to combine
looks along diagonal paths has a major impact on memory management. The number
of signal samples encompassed by the corner turning memory-is increased by the
overlap factor in the subarray formation. This is nominally about 2.28. In
addition, since the integration must proceed along a diagonal path, the number
of azimuth samples which must be stored will depend upon the efficiency of the
memory. Figure 36 is a detail of a portion of Figure 34(b) and plots the
azimuth spectrum versus azimuth samples for one range cell. At time t l , enough
data has been received to allow coherent integration for Look 4 along the path
indicated by the dark line. All of the spectral data to the left of the line
has been used and can be discarded. The minimum stora9e is approximately
one-half of the 36 subarrays by 16 spectral sample region for each look. This
quantity multiplied by 4 looks and 1152 range cells gives a corner turning memory
(perhaps more appropriately called a di:agana'! izing memory) a size of 1.33 x 166
words. This is only about 13% larger in words than the batch processor memory.
However, an -efficient implementation may be difficult to achieve. A sliding
four-look integrator is also required. The integration must be accomplished
over four diagonal patterns as shown in Figure 34(b) at intervals of 1020 range
samples.
Techniques have been developed (5,6) for efficient diagor 7 ization of data using
random access memories or shift registers. However, the referenced efforts
dealt only with data of modest size and did not deal with a third dimension
(range In this case). The diagonalization is also complicated by a non-ordered
spectrum received from the pipeline FFT on two parallel (radix-2) lines. The
difficulties of handling range migration in a continuous strip processor are
illustrated in Figure 37. With no range migration, the full integration can
always be obtained across the 36 subarrays spanning a single look within the
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same range cell. However, with range migration present, the fine resolution
scan must shift from range cell to range cell across the subarrays. To
achieve the required multi-dimensional programmability while maintaining a
minimum memory size in the processor will be difficult. It may be possible to
trade off simplification of the memory control for memory size. This trade-off
may be especially attractive in the future as the density of digital memory
circuits increases.
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3.0 STUDY RESULTS, CONCLUSIONS AND RECOMMENDATIONS
This initial study was to configure a step transform processor for a set of given
baseline system requirements and to assess the effect on the processor design
of changing SAR radar parameters. The key accomplishments, conclusions and
recommendations of the study for further work are listed below.
Accomplishments
e Completed overall baseline system design using step transform
subarray technique.
Developed procedures for adapting step transform processing
architecture for varying SAR applications.
• Developed new mathematical analysis of step transform algorithm
providing closed form expression for output.
e Computed performance level of baseline step transform processor.
e Conducted baseline hardware design for on-board processor.
• Developed step transform approaches for varying SAR radar
parameters.
Conclusions
• Step transform subarray processing is a viable approach for
processing the baseline SAR system.
o Memory components comprise by far the largest share of the
hardware.
s Resolution achievable in SAR image with baseline range walk
compensation technique is within two percent of theoretical.
e The baseline subarray approach can be used for all but highest
resolution (10m) SAR cases. Variation of baseline will
accommodate high resolution.
I
69
6 A requirement for continuous strip map processor increases the
complexity of the corner turning memory control.
Recommendations
With objective of implementing either ground or on-board processor, the following
tasks are recommended as next step:
a Detail design and system simulation including specific hardware
quantization effects and system control inputs.
• Exerrise system simulator with real (Seasat) SAR data to verify
processor design.
s Develop system hardware specifications.
With the objective of defining standardized SAR processor architecture; the
following tasks are recommended:
a Develop detailed designs for programmable SAR functional units
meeting future SAR system needs.
6 Develop programmable control techniques.
a Validate performance via simulation.
9
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